



XOR, XNOR, & Binary Adders

Digital Electronics



XOR, XNOR & Adders

This presentation will demonstrate

- The basic function of the exclusive OR (**XOR**) gate.
- The basic function of the exclusive NOR (**XNOR**) gate.
- How **XOR** and **XNOR** gates can be used to implement combinational logic design.
- How **XOR** gates can be using to design half and full adders.
- How full adders can be implemented with Small Scale Integration (SSI) and Medium Scale Integration (MSI) logic.
- How single bit half and full adders can be cascaded to make multi-bit adders.




XOR Gate – Exclusive OR



X	Y	Z
0	0	0
0	1	1
1	0	1
1	1	0



XNOR Gate – Exclusive NOR



X	Y	Z
0	0	1
0	1	0
1	0	0
1	1	1



Logic Design with XOR & XNOR

Example

Algebraically manipulate the logic expression for F_1 so that XOR and XNOR gates can be used to implement the function. Other AOI gates can be used as needed.

$$F_1 = X\bar{Y}Z + \bar{X}YZ + \bar{X}\bar{Y}\bar{Z} + X\bar{Y}\bar{Z}$$




Logic Design with XOR & XNOR

Solution

$$F_1 = X\bar{Y}Z + \bar{X}YZ + \bar{X}\bar{Y}\bar{Z} + X\bar{Y}\bar{Z}$$

$$F_1 = Z(X\bar{Y} + \bar{X}Y) + \bar{Y}(\bar{X}\bar{Z} + XZ)$$

$$F_1 = Z(X \oplus Y) + \bar{Y}(\overline{X \oplus Z})$$



Binary Addition


Single Bit Addition:



$$\begin{array}{r}
 0 \\
 + 0 \\
 \hline
 0
 \end{array}
 \quad
 \begin{array}{r}
 0 \\
 + 1 \\
 \hline
 1
 \end{array}
 \quad
 \begin{array}{r}
 1 \\
 + 0 \\
 \hline
 1
 \end{array}
 \quad
 \begin{array}{r}
 1 \\
 + 1 \\
 \hline
 10
 \end{array}$$

Multiple Bit Addition:


$$\begin{array}{r}
 6 \\
 + 3 \\
 \hline
 9
 \end{array}
 \quad
 \begin{array}{r}
 1 \quad 1 \\
 0 \quad 1 \quad 1 \quad 0 \\
 + 0 \quad 0 \quad 1 \quad 1 \\
 \hline
 1 \quad 0 \quad 0 \quad 1
 \end{array}$$



Two Types of Adders


Half Adder

- 2 Inputs (A & B)
- 2 Outputs (Sum & C_{out})
- Used for LSB only



Full Adder

- 3 Inputs (A, B, C_{in})
- 2 Outputs (Sum & C_{out})
- Used for all other bits



Half Adder – Design


A	B	Sum	C _{out}
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$\text{Sum} = \bar{A}B + A\bar{B} = A \oplus B$$

$$C_{\text{out}} = AB$$




Half Adder - Circuit



Full Adder – Design of C_{out}

A	B	C_{in}	Sum	C_{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



$$C_{out} = AB + BC_{in} + AC_{in}$$

Full Adder – Design of Sum

A	B	C _{in}	Sum	C _{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

	$\overline{C_{in}}$	C _{in}
$\overline{A} \overline{B}$	0	1
$\overline{A} B$	1	0
A \overline{B}	0	1
A B	1	0

$$\text{Sum} = \overline{A} \overline{B} C_{in} + \overline{A} B \overline{C_{in}} + A \overline{B} C_{in} + A B \overline{C_{in}}$$

K-Mapping did NOT help us simplify . . . Let's try Boolean algebra.



Boolean Simplification of Sum

$$\text{Sum} = \bar{A} \bar{B} C_{\text{IN}} + \bar{A} B \bar{C}_{\text{IN}} + A B C_{\text{IN}} + A \bar{B} \bar{C}_{\text{IN}}$$

$$\text{Sum} = \bar{A} (\bar{B} C_{\text{IN}} + B \bar{C}_{\text{IN}}) + A (\bar{B} C_{\text{IN}} + B \bar{C}_{\text{IN}})$$

$$\text{Sum} = \bar{A} (B \oplus C_{\text{IN}}) + A (\overline{B \oplus C_{\text{IN}}})$$

Let $K = B \oplus C_{\text{IN}}$ and substitute


$$\text{Sum} = \bar{A} (K) + A (\bar{K})$$

$$\text{Sum} = A \oplus K$$


Replacing $B \oplus C_{\text{IN}}$ for K

$$\text{Sum} = A \oplus B \oplus C_{\text{IN}}$$


Full Adder - Circuit




Full Adder: AOI vs. XOR




Though XOR gates can be used for implementing any combinational logic design, their primary application is adder circuits. Compare the AOI implementation (above) for the sum function to the XOR implementation (below).



MSI Full Adder



SSI - Full Adder



MSI - Full Adder

Cascading Adders – Four Bits


$$\begin{array}{r} 0110 \\ + 0011 \\ \hline 1001 \end{array}$$

Example: $6 + 3 = 9$

General Form

$$\begin{array}{cccc} C_{\text{out}_3} & C_{\text{out}_2} & C_{\text{out}_1} & C_{\text{out}_0} \\ A_3 & A_2 & A_1 & A_0 \\ + B_3 & B_2 & B_1 & B_0 \\ \hline S_3 & S_2 & S_1 & S_0 \end{array}$$

Four Bit Adder with SSI Logic



Four Bit Adder with MSI Logic

